# Power MOSFET -4.5 Amps, -12 Volts

# P-Channel Enhancement-Mode Single SO-8 Package

# **Features**

- High Density Power MOSFET with Ultra Low R<sub>DS(on)</sub> Providing Higher Efficiency
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- I<sub>DSS</sub> Specified at Elevated Temperature
- Drain-to-Source Avalanche Energy Specified
- Mounting Information for the SO-8 Package is Provided

# **Applications**

• Power Management in Portable and Battery-Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

# **MAXIMUM RATINGS**

Please See the Table on the Following Page




# ON Semiconductor®

# http://onsemi.com


V <sub>DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX		
-12 V	30 mΩ @ -4.5 V	-4.5 A		

# Single P-Channel





# MARKING DIAGRAM & PIN ASSIGNMENT



Top View

E4P01 = Device Code
L = Assembly Location
Y = Year
WW = Work Week

# **ORDERING INFORMATION**

Device	Package	Shipping
NTMS4P01R2	SO-8	2500/Tape & Reel


# **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-12	V
Drain-to-Gate Voltage ( $R_{GS} = 1.0 \text{ m}\Omega$ )	$V_{DGR}$	-12	V
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±10	V
Thermal Resistance –			
Junction-to-Ambient (Note 1)	$R_{ hetaJA}$	50	°C/W
Total Power Dissipation @ $T_A = 25^{\circ}C$	$P_{D}$	2.5	W
Continuous Drain Current @ 25°C	I <sub>D</sub>	-6.04	Α
Continuous Drain Current @ 70°C	$I_{D}$	-4.82	Α
Maximum Operating Power Dissipation	$P_{D}$	1.2	W
Maximum Operating Drain Current	I <sub>D</sub>	-4.18	Α
Pulsed Drain Current (Note 4)	I <sub>DM</sub>	-20	Α
Thermal Resistance –			
Junction-to-Ambient (Note 2)	$R_{\theta JA}$	85	°C/W
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	1.47	W
Continuous Drain Current @ 25°C	D	-4.50	Α
Continuous Drain Current @ 70°C	lD	-3.65	A
Maximum Operating Power Dissipation	P <sub>D</sub>	0.7	W
Maximum Operating Drain Current	, I <sub>D</sub>	-3.20	Α
Pulsed Drain Current (Note 4)	I <sub>DM</sub>	-15	A
Thermal Resistance –	_		
Junction-to-Ambient (Note 3)	$R_{ hetaJA}$	159	°C/W
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	0.79	W
Continuous Drain Current @ 25°C	D	-3.40	A
Continuous Drain Current @ 70°C	ID	-2.72	A
Maximum Operating Power Dissipation	Po	0.38	W
Maximum Operating Drain Current Pulsed Drain Current (Note 4)	I <sub>D</sub>	-2.32 -12	A A
	I <sub>DM</sub>	-12 -55 to +150	°C
Operating and Storage Temperature Range Single Pulse Drain-to-Source Avalanche Energy - Starting T <sub>J</sub> = 25°C	T <sub>J</sub> , T <sub>stg</sub>		
( $V_{DD} = -12 \text{ Vdc}$ , $V_{GS} = -5.0 \text{ Vdc}$ , Peak $I_L = -8.0 \text{ Apk}$ , $L = 10 \text{ mH}$ , $R_G = 25 \Omega$ )	Eas	320	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C
	seady state.		

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted) (Note 5)

Drain-to-Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = −250 µAdc)	Cha	racteristic	Symbol	Min	Тур	Max	Unit		
Voc.   0   -250   μAdo   -250   μAdo   -250   μAdo   -250   μAdo   -250   μAdo   μA	OFF CHARACTERISTICS								
(V <sub>OS</sub> = -12 Vdc, V <sub>OS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	$(V_{GS} = 0 \text{ Vdc}, I_D = -250 \mu\text{Adc})$	е	V <sub>(BR)DSS</sub>		- -15	- -			
Comparison   Co	$(V_{DS} = -12 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J)$		I <sub>DSS</sub>	- -	- -		μAdc		
CVGS = +10 Vdc, VDS = 0 Vdc   CVGS (H)	, ,		I <sub>GSS</sub>	-	-	-100	nAdc		
Gate Threshold Voltage   V <sub>GS</sub> + V	, ,		I <sub>GSS</sub>	-	-	100	nAdc		
Vos = Vgs; I <sub>D</sub> = -250 μAdc)	ON CHARACTERISTICS			7					
$ \begin{array}{c} (\text{V}_{GS} = -4.5 \text{ Vdc},   \text{p} = -4.5 \text{ Adc}) \\ (\text{V}_{GS} = -2.7 \text{ Vdc},   \text{p} = -2.25 \text{ Adc}) \\ (\text{V}_{GS} = -2.5 \text{ Vdc},   \text{p} = -2.25 \text{ Adc}) \\ (\text{V}_{GS} = -2.5 \text{ Vdc},   \text{p} = -2.25 \text{ Adc}) \\ \end{array} \\ \begin{array}{c} \text{Forward Transconductance (V}_{DS} = -2.5 \text{ Vdc},   \text{p} = -2.25 \text{ Adc}) \\ \end{array} \\ \begin{array}{c} \text{Forward Transconductance (V}_{DS} = -2.5 \text{ Vdc},   \text{p} = -2.25 \text{ Adc}) \\ \end{array} \\ \begin{array}{c} \text{DynAMIC CHARACTERISTICS} \\ \end{array} \\ \begin{array}{c} \text{Input Capacitance} \\ \end{array} \\ \begin{array}{c} \text{Output Capacitance} \\ \end{array} \\ \begin{array}{c} \text{C}_{ISS} \\ \end{array} \\ \begin{array}{c} \text{C}_{ISS} \\ \end{array} \\ \end{array} \\ \begin{array}{c} Divertified of the possible of the poss$	$(V_{DS} = V_{GS}, I_{D} = -250 \mu Adc)$		V <sub>GS(th)</sub>	-0.65 -		-1.15 -			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$(V_{GS} = -4.5 \text{ Vdc}, I_D = -4.5 \text{ Adc})$ $(V_{GS} = -2.7 \text{ Vdc}, I_D = -2.25 \text{ Adc})$	esistance	R <sub>DS(on)</sub>	- - -	0.040	0.055	Ω		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Forward Transconductance (V <sub>DS</sub> =	9FS	\\-\ <u>\</u>	10	-	Mhos			
	DYNAMIC CHARACTERISTICS								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Capacitance		C <sub>iss</sub>	-	1435	1850	pF		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Capacitance		C <sub>oss</sub>	-(4)	635	1000			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Reverse Transfer Capacitance		C <sub>rss</sub>	0	210	400	1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING CHARACTERISTICS (N	lotes 6 & 7)	11						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	C.VQ.	t <sub>d(on)</sub>	_	20	35	ns		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time	$(V_{DD} = -12 \text{ Vdc}, I_D = -4.5 \text{ Adc},$	<b>C</b> t <sub>r</sub>	-	60	100	1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-Off Delay Time		t <sub>d(off)</sub>	-	65	100	1		
	Fall Time	60.57	t <sub>f</sub>	-	75	125			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Gate Charge	Waa = -9.6 Vdc	Q <sub>tot</sub>	-	20	35	nC		
	Gate-Source Charge	$V_{GS} = -4.5 \text{ Vdc},$	Q <sub>gs</sub>	-	4.0	-	1		
	Gate-Drain Charge	I <sub>D</sub> = -4.5 Adc)	$Q_{gd}$	-	7.0	-	1		
$ (I_S = -4.5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}) \\0.7 \\ - 38 \\ - 38 \\ - ns \\ - t_a \\ - 20 \\ - \\ t_b \\ - 18 \\ \\ 18 \\ $	BODY-DRAIN DIODE RATINGS (Note 6)								
$(I_{S} = -4.5 \text{ Adc, } V_{GS} = 0 \text{ Vdc,} \\ dI_{S}/dt = 100 \text{ A}/\mu\text{s}) \\ \hline t_{b} - 18 -$	Diode Forward On-Voltage		V <sub>SD</sub>				Vdc		
$dI_{S}/dt = 100 \text{ A}/\mu\text{s})                                    $	Reverse Recovery Time	, O.V.	t <sub>rr</sub>	_	38	_	ns		
t <sub>b</sub> – 18 –	O/V		ta	-	20	-	]		
Reverse Recovery Stored Charge Q <sub>RR</sub> - 0.03 - μC			t <sub>b</sub>	-	18	-	]		
	Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.03	-	μС		

Handling precautions to protect against electrostatic discharge is mandatory.
 Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
 Switching characteristics are independent of operating junction temperature.







Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Gate-To-Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage







Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-To-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. Gate-To-Source and Drain-To-Source
Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current

# DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform

# TYPICAL ELECTRICAL CHARACTERISTICS





Figure 13. Thermal Response

# INFORMATION FOR USING THE SO-8 SURFACE MOUNT PACKAGE MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a solder reflow process.



# **SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.


- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.

- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- \* \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 14 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows


temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.



http://onsemi.com

# PACKAGE DIMENSIONS

# **SO-8** CASE 751-07 **ISSUE AA**



### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS INCHE			HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

- SOURCE SOURCE
- GATE
- DRAIN
- DRAIN 6. DRAIN
- DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make triangles without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Europe, Middle East and Africa Technical Support: Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative